Implementation of SIMD vision chip with 128×128 array of analogue processing elements
نویسنده
چکیده
This paper presents the latest implementation of the SIMD Current-mode Analogue Matrix Processor architecture. The SCAMP-3 vision chip has been fabricated in a 0.35μm CMOS technology and comprises a 128×128 general-purpose programmable processor-perpixel array. The architecture of the chip is overviewed and implementation issues are considered. The circuit design of the analogue register is presented, the layout of the Analogue Processing Element is discussed and the design of control-signal drivers and readout circuitry is overviewed.
منابع مشابه
SCAMP-3: A Vision Chip with SIMD Current-Mode Analogue Processor Array
In this chapter, the architecture, design and implementation of a vision chip with general-purpose programmable pixel-parallel cellular processor array, operating in single instruction multiple data (SIMD) mode is presented. The SIMD concurrent processor architecture is ideally suited to implementing low-level image processing algorithms. The datapath components (registers, I/O, arithmetic unit...
متن کاملGeneral-purpose 128 128 SIMD processor array with integrated image sensor
Introduction: In some computer vision applications, especially where high computational performance is required together with low power consumption, it is beneficial to use ‘vision chips’—devices that combine image sensing and processing on a single silicon die. Application-specific vision chips can efficiently perform some uncomplicated low-level image processing tasks, such as filtering, edge...
متن کاملA 39x48 GENERAL-PURPOSE FOCAL-PLANE PROCESSOR ARRAY INTEGRATED CIRCUIT
This paper presents the implementation of a generalpurpose programmable vision chip, with a 39×48 SIMD processor-per-pixel array, fabricated in a 0.35μm CMOS technology. The chip employs Analogue Processing Elements to achieve cell density of 410 cells/mm. The array operates at 1.25MHz with power consumption of 12μW/cell and executes low-level image-processing algorithms in real-time. Chip arch...
متن کاملA 51.2GOPS Programmable Video Recognition Processor for Vision Based Intelligent Cruise Control Applications
This paper describes a 51.2 GOPS video recognition processor that provides a cost effective device solution for vision based ICC (Intelligent Cruise Control) applications. By integrating 128 4-way VLIW processing elements into a single chip based on a SIMD linear array architecture, and operating in 100 MHz, the processor achieves to provide a computation power enough for a weather robust lane ...
متن کاملAn analogue SIMD focal-plane processor array
A new smart-sensor VLSI circuit intended for focal-plane processing of grey-scale images is presented. The architecture is based on a fine-grain software-programmable SIMD array. Processing elements, integrated within each pixel of the imager, are implemented utilising a switched-current analogue microprocessor concept. In a 0.6μm CMOS process the cell size is equal to 98.6μm×98.6μm. A prototyp...
متن کامل